The loss power density associated with the tunneling current in a typical MOS cell with a floating gate is evaluated for high electric-field strengths in the oxide layer. Furthermore, problems related to oxide thickness are discussed.
INTRODUCTION
The tunneling current in MOS cells for low-voltage microcontrollers based upon EEPROM plays a crucial role in understanding the physical electronics of those field-effect devices. The above current is very sensitive to the thickness of the oxide layer in a given MOS cell because the electric field in this layer depends on the above thickness and the current depends strongly on the electric-field strength [1] [2] [3] [4] .
On the other hand, it is important to recall that A1-SiO2-Si devices with floating gate will be considered. In effect, these devices are the crucial elements in low-voltage microcontrollers based on EEPROM. These devices have two gates: the control gate and the floating gate [1] [2] [3] [4] . When the drain voltage is reduced from 5V to 3 V, the corresponding charge pump output voltage also decreases [2, 3] [2, 3] .
In the following, we will consider n-channel devices and we will study the loss power density associated with the tunneling current for relatively high electric-field strengths in the oxide layer. At this point, we can claim that the oxide thickness plays a significant role; in fact, some problems related to this parameter will be discussed very briefly.
THEORETICAL FORMULATION
The magnitude of the tunneling current density in question obeys the following relationship [ [2, 6] . At any rate, optimization of the tunnel oxide thickness constitutes a crucial problem. Variation in critical dimension on this thickness influences the so-called erase coupling ratio and program coupling ratio which determine the voltage induced onto the floating gate from the control gate and the drain, respectively [2] ; these ratios are used to evaluate EEPROM cells [2] . In particular, the erase coupling ratio, that is, the fraction of the control gate voltage induced onto the floating gate is [2] :
where C is the total capacitance on the floating gate which is given by:
c= + + +
where (4) in conjunction with the considerations associated with the capacitances involved in the above exposition, may be considered as the nucleus of the paper. On the other hand, we wish to remark that our formulation can be used to understand the problems related to the electrical parameters of the 5V and 3V microcontrollers with EEPROM of Motorola; these problems have been reported in Ref. [2] and their relation to the tunnel oxide thickness constitutes a crucial question.
